![]() |
T.I.M | Hardware Documentation
|
Files | |
| file | bus_common.vhdl [code] |
| File containing package declarations for the bus logic. | |
| file | bus_master.vhdl [code] |
| Source code for the entity declaration of the master bus controller. | |
| file | bus_master_arch.vhdl [code] |
| Source code for the architecture declaration of the master bus controller. | |
| file | bus_slave.vhdl [code] |
| Source code for the slave bus controller entity declaration. | |
| file | bus_slave_arch.vhdl [code] |
| Source code for the architecture declaration of the slave bus controller. | |
| file | tb_bus.vhdl [code] |
| Testbench for the bus modules. | |