T.I.M | Hardware Documentation
|
Source code for the architecture declaration of the master bus controller. More...
Go to the source code of this file.
Entities | |
tim_bus_master_rtl | architecture |
RTL & synthesisable architecture of the bus master controller. More... | |
Source code for the architecture declaration of the master bus controller.
Definition in file bus_master_arch.vhdl.