T.I.M | Hardware Documentation
|
Source code for the architecture declaration of the slave bus controller. More...
Go to the source code of this file.
Entities | |
tim_bus_slave_rtl | architecture |
The synthesisable architecture of the tim bus slave controller. More... | |
Source code for the architecture declaration of the slave bus controller.
Definition in file bus_slave_arch.vhdl.