Design Unit Hierarchy

This inheritance list is sorted roughly, but not completely, alphabetically:

[detail level 12]

tb_bus	Empty entity declaration of the bus testbench
tim_bus_master	The bus master controller module which arbitrates bus requests and responses
tim_bus_slave(2)	The bus slave controller module which responds to requests from the master